I. INTRODUCTION
In conventional radio systems, parameters defining the modulation/demodulation methods, waveforms, signal generation and link layer protocols are based on fixed hardware where a set of hardware elements perform signal processing functions. The SDR [1] - [6] technology aims to overcome these limitations by offering flexible radio systems that can be upgraded efficiently by providing software control of a variety of modulation / demodulation techniques. Thus, this technology offers potentially longer product life and the radio can be upgraded efficiently, where efficiency can be measured by the cost and the physical volume consumed per information bit. Manuscript Since signal processing functions for the communication systems in SDR are represented in software, so modern SDR is implemented by simply downloading a new program in the desired system.
Utilizing parallelism in the context of sequential Von-Neumann or Harvard Architecture oriented processors has become increasingly inefficient. The advantage of executing computationally intensive functions at hardware speed resulted in the emergence of "Application Specific Integrated Circuits (ASIC)". Even though ASICs offer highest possible performance at lowest silicon cost, they suffer from inflexibility. Conventional DSP Processors [7] , [8] have a set of arithmetic and control instructions optimized for signal processing algorithms and even though efficient instruction level pipelining is achieved by incorporating Harvard Architecture, and limited parallelism is achieved by VLIW architecture, performance is below the level required for many high end applications.
Field Programmable Gate Arrays (FPGA) [9] - [11] are high performance programmable hardware and have emerged with an additional feature "dynamically re-configurable" which makes them attractive in many signal processing applications. Since FPGAs are flexible programmable hardware, any architecture can be easily be scaled. Keeping these issues in view, this paper presents a novel scalable and flexible architecture and explores the possibility of implementing such an architecture using FPGAs.
II. GENERAL OVERVIEW OF THE ARCHITECTURE OF AN SDR
SDR can be defined as a radio communication system that uses software to modulate or demodulate radio signals. Hence by changing the software, any given communication scheme can be implemented even in the run time. Therefore, the systems can achieve high flexibility at a lower cost than traditional analogue systems.
The implementation of a software defined radio is based on two popular concepts. The first approach is to programme a conventional DSP processor which is based on Harvard architecture, an extension of Von-Neumann architecture. So, by changing the program a desired modulation scheme can be established. Second approach is to configure a Programmable hardware by using "Hardware Description Language (HDL)" [12] , [13] . Thus by changing the program, the hardware device can be configured to a particular modulation scheme. By taking the advantage of the programmable hardware like FPGA, it is possible to overcome the limitation of the conventional DSP Processors where most of the instructions are executed sequentially.
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III. FPGA BASED IMPLEMENTATION OF SDR

A. Overview of FPGAs
Configurable Logic block (CLB) which is based on the concept of "Look Up Table ( LUT)" based, Routers or Interconnect blocks and I/O blocks to communicate with the outside world are the main component of the most of the FPGA devices. In FPGA, the circuits that can be programmed by means of a set of bit streams completely specify the logical functions and connectivity to be implemented. Interconnections are established among various LUTS and they are implemented using multiplexers (MUX). To configure the FPGA to a particular design the CLB's, router and I/O pins are need to be configured. This will be configured by means of a set of bit streams completely specify the logical functions and connectivity which is provided by Xilinx ISE Software. This Software takes the input as HDL Code of particular architecture and generates a set of bit stream to configure particular FPGA. Since FPGA is a programmable hardware device, it is possible to achieve the flexibility of software as well as the speed of hardware at the same time. Hence FPGAs can be viewed as programmable ASICs.
Hence, the FPGAs are expected to offer better performance than the conventional DSP processors for executing different modulation schemes [14] - [16] in real time without loosing the flexibility.
B. Synthesis Results of Some Modulation Schemes
Even though synthesis studies for five different modulation schemes using Verilog codes have been carried out, for the sake of brevity of presentation, only two such schemes viz. the ASK and FSK are presented here. However, result of the synthesis of all 5 schemes singly or combined is depicted in the Table I . The architectures for individual and combined modulation schemes were implemented on Xilinx Vertex IV FPGA. The simulation of individual and composite modulation schemes using matlab simulink blocks is also studied. Both give satisfactory results. HDL synthesis report for ASK and FSK modulation schemes are given below: 
1) Synthesis report of ASK modulation
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IV. ARCHITECTURE OF PROPOSED RECONFIGURABLE RADIO PROCESSOR
A. Proposed Reconfigurable Architectures
The proposed architecture consists of a number of building blocks for performing the signal processing functions, a number of switches for routing functions and a control unit to generate the control signals for a given scheme. The architecture combines five different types of modulations functions i.e. AM, ASK, BPSK, QPSK and FSK [14] - [16] . Therefore, all the basic building blocks that are needed for the above mentioned modulation schemes are kept as fixed hardware.
However, the efficiency of the proposed scheme depends on the trade-off between two important factors that are to be determined. They are minimum number of basic building blocks required for combined modulation and the minimum number of switches. To determine these two factors, a new technique "Common Block Diagram Elimination Method (CBDEM)" has been adopted which is discussed in the following Section.
B. Common Block Diagram Elimination Method (CBDEM)
Since the proposed architecture combines five different types of modulator i.e. AM, ASK, FSK, BPSK and QPSK, so, the elimination of block diagram is derived. The first step is to find out all the basic building blocks that are needed for all these modulation schemes and then in next step common block is eliminated keeping fix one of block to get minimum number of blocks required in the composite circuit to achieve any of these modulation schemes.
1) Proposed architecture using CBDEM
For the experimental purpose five modulation schemes have been considered. Since the aim of the proposed architecture is to minimize switching delay for configuring a particular modulation. Substantial reduction of hardware for composite modulator is also another aim. For this purpose, CBDEM has been adopted as follows:
Step1: Identifying the all individual blocks from all modulation schemes.
Step2: Drawing the separate block diagram for individual modulation scheme.
Step3: Finding the Precedence relationships among the blocks.
Step4: Combining the two modulation schemes by eliminating the common blocks leaving one such block. This combined two modulation schemes are also combined with another one modulation scheme by elimination of common block. This elimination method is repeated unless all modulation schemes are covered.
A new reconfigurable architecture is developed considering above mentions steps. Fig. 1 depicts the proposed architecture (combined simulink block diagram of the five modulation scheme). This Proposed architecture was synthesized for FPGA technology. HDL (here verilog) was used to represents this proposed architecture. The verilog code for the proposed architecture was synthesized by Xilinx ISE software for the target FPGA device (Vertex-IV). Synthesizing the verilog code of proposed architecture the Xilinx ISE software produced the schematic view of the proposed architecture and also provides the Floor Planning view of the proposed architecture. The Fig. 2 & Fig. 3 shows the Schematic view and Floor Planning view of the proposed architecture for that FPGA Technology. The main advantage of the proposed architecture is to perform modulation operation of any of the five modulation schemes by generating different control signals to the Switches/Multiplexers. Thus, the speed of the hardware and flexibility of the software both are achieved. In this context, it is worth noting that even though the proposed architecture offers the hardware speed which is close to ASIC, they can not offer the same level of performance because of routing delay.
To design this proposed architecture, first individual all five modulation schemes are developed by simulink block and simulated successfully. Then following the above described method CBDEM the composite modulator is developed as simulink model depicted in Fig. 1 . The individual modulation scheme is simulated from this combined modulator by changing the configuration switches.
Finally a Verilog code of the proposed architecture is developed and synthesized in Xilinx Vertex IV FPGA. The synthesis report of the proposed architecture is given in following section. 
C. HDL Synthesis Report of the Proposed
V. OVERALL ANALYSIS
From experimental results depicted in the comparison table we can conclude that the hardware like LUTs, Slices, BELS and Bounded IOBs etc. of the combined modulation scheme is reduced due to use of common block diagram elimination method. Other cause of this reduction of hardware of the proposed architecture is that LUTs are replaced by adder, multiplier etc. of the proposed architecture. Since the number of switches is small and the basic building blocks are static, the composite architecture will be able to offer a speed close to ASIC. VI. CONCLUSION
In this paper, feasibility of implementing SDR using the state of the art FPGA is explored and the proposed architecture which combines five modulation schemes was synthesized on Xilinx Vertex-IV FPGA. From experimental results we conclude the following: 1) The various hardware blocks are reduced. So, the greater area within the FPGA is utilized by the combined architecture compare to any single modulation scheme. 2) Compared to dynamic reconfiguration technique for single modulation scheme, our approach eliminates reconfiguration latency when the needed modulation schemes are available in the composite architecture. FPGAs may not be able to offer the cost effective solution because of their poor silicon utilization factor and high configuration latency at run time. Hence future work may be carried on investigating the cost complexity analysis of the architecture for VLSI implementation on ASICs.
